FAIRCHILD SEMICONDUCTOR®

October 2006

SuperFET™

FCD5N60 / FCU5N60
600V N-Channel MOSFET

Features

- 650V @T_J = 150°C
- Typ. Rds(on)=0.81Ω
- Ultra low gate charge (typ. Qg=16nC)
- Low effective output capacitance (typ. Coss.eff=32pF)
- 100% avalanche tested

Description

SuperFET™ is, Farichild's proprietary, new generation of high voltage MOSFET family that is utilizing an advanced charge balance mechanism for outstanding low on-resistance and lower gate charge performance.

This advanced technology has been tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate and higher avalanche energy. Consequently, SuperFET is very suitable for various AC/DC power conversion in switching mode operation for system miniaturization and higher efficiency.



D-PAK
FCD Series



I-PAK
FCU Series



Absolute Maximum Ratings

Symbol	Parameter		FCD5N60 / FCU5N60	Unit
V_{DSS}	Drain-Source Voltage		600	V
I_D	Drain Current	- Continuous (T_C = 25°C) - Continuous (T_C = 100°C)	4.6 2.9	A A
I_{DM}	Drain Current	- Pulsed (Note 1)	13.8	A
V_{GSS}	Gate-Source voltage		± 30	V
E_{AS}	Single Pulsed Avalanche Energy	(Note 2)	159	mJ
I_{AR}	Avalanche Current	(Note 1)	4.6	A
E_{AR}	Repetitive Avalanche Energy	(Note 1)	5.4	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns
P_D	Power Dissipation - Derate above 25°C	(T_C = 25°C)	54 0.43	W W/°C
T_J, T_{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T_L	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds		300	°C

Thermal Characteristics

Symbol	Parameter	FCD5N60/FCU5N60	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2.3	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	83	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FCD5N60	FCD5N60TM	D-PAK	380mm	16mm	2500
FCD5N60	FCD5N60TF	D-PAK	380mm	16mm	2000
FCU5N60	FCU5N60	I-PAK	--	--	70

Electrical Characteristics T_C = 25°C unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS} = 0V, I_D = 250μA, T_J = 25°C	600	--	--	V
		V_{GS} = 0V, I_D = 250μA, T_J = 150°C	--	650	--	V
ΔBV_{DSS} / ΔT_J	Breakdown Voltage Temperature Coefficient	I_D = 250μA, Referenced to 25°C	--	0.6	--	V/°C
BV_{DS}	Drain-Source Avalanche Breakdown Voltage	V_{GS} = 0V, I_D = 4.6A	--	700	--	V
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 600V, V_{GS} = 0V V_{DS} = 480V, T_C = 125°C	-- --	-- --	1 10	μA μA
I_{GSSF}	Gate-Body Leakage Current, Forward	V_{GS} = 30V, V_{DS} = 0V	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	V_{GS} = -30V, V_{DS} = 0V	--	--	-100	nA
On Characteristics						
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250μA	3.0	--	5.0	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	V_{GS} = 10V, I_D = 2.3A	--	0.81	0.95	Ω
g_{FS}	Forward Transconductance	V_{DS} = 40V, I_D = 2.3A (Note 4)	--	3.8	--	S
Dynamic Characteristics						
C_{iss}	Input Capacitance	V_{DS} = 25V, V_{GS} = 0V, f = 1.0MHz	--	470	600	pF
C_{oss}	Output Capacitance		--	250	320	pF
C_{rss}	Reverse Transfer Capacitance		--	22	--	pF
C_{oss}	Output Capacitance	V_{DS} = 480V, V_{GS} = 0V, f = 1.0MHz	--	12	--	pF
C_{oss} eff.	Effective Output Capacitance	V_{DS} = 0V to 400V, V_{GS} = 0V	--	32	--	pF
Switching Characteristics						
$t_{d(on)}$	Turn-On Delay Time	V_{DD} = 300V, I_D = 4.6A, R_G = 25Ω	--	12	30	ns
t_r	Turn-On Rise Time		--	40	90	ns
$t_{d(off)}$	Turn-Off Delay Time		--	47	95	ns
t_f	Turn-Off Fall Time	(Note 4, 5)	--	22	55	ns
Q_g	Total Gate Charge	V_{DS} = 480V, I_D = 4.6A, V_{GS} = 10V	--	16	--	nC
Q_{gs}	Gate-Source Charge		--	2.8	--	nC
Q_{gd}	Gate-Drain Charge	(Note 4, 5)	--	7	--	nC
Drain-Source Diode Characteristics and Maximum Ratings						
I_S	Maximum Continuous Drain-Source Diode Forward Current		--	--	4.6	A
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current		--	--	13.8	A
V_{SD}	Drain-Source Diode Forward Voltage	V_{GS} = 0V, I_S = 4.6A	--	--	1.4	V
t_{rr}	Reverse Recovery Time	V_{GS} = 0V, I_S = 4.6A, dI_F/dt =100A/μs (Note 4)	--	295	--	ns
Q_{rr}	Reverse Recovery Charge		--	2.7	--	μC

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. I_{AS} = 2.3A, V_{DD} = 50V, R_G = 25Ω, Starting T_J = 25°C
3. I_{SD} ≤ 4.6A, di/dt ≤ 200A/μs, V_{DD} ≤ BV_{DSS}, Starting T_J = 25°C
4. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%
5. Essentially Independent of Operating Temperature Typical Characteristics

Typical Performance Characteristics

Figure 1. On-Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage



Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperatue



Figure 5. Capacitance Characteristics



Figure 6. Gate Charge Characteristics



Typical Performance Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature



Figure 8. On-Resistance Variation vs. Temperature



Figure 9. Maximum Safe Operating Area



Figure 10. Maximum Drain Current vs. Case Temperature



Figure 11. Transient Thermal Response Curve



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms



Peak Diode Recovery dv/dt Test Circuit & Waveforms





Mechanical Dimensions

D-PAK



NOTES: UNLESS OTHERWISE SPECIFIED

A) ALL DIMENSIONS ARE IN MILLIMETERS.

B) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE C, VARIATION AA & AB, DATED NOV. 1999.

C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

D) HEAT SINK TOP EDGE COULD BE IN CHAMFERED CORNERS OR EDGE PROTRUSION.

E) DIMENSIONS L3,D,E1&D1 TABLE:

	OPTION AA	OPTION AB
L3	0.89-1.27	1.52-2.03
D	5.97-6.22	5.33-5.59
E1	4.32 MIN	3.81 MIN
D1	5.21 MIN	4.57 MIN

F) PRESENCE OF TRIMMED CENTER LEAD IS OPTIONAL.

Dimensions in Millimeters

Package Dimensions (Continued)

I-PAK



Dimensions in Millimeters

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	OCX™	SILENT SWITCHER®	UniFET™
ActiveArray™	GlobalOptoisolator™	OCXPro™	SMART START™	UltraFET®
Bottomless™	GTO™	OPTOLOGIC®	SPM™	VCX™
Build it Now™	HiSeC™	OPTOPLANAR™	Stealth™	Wire™
CoolFET™	I^2C™	PACMAN™	SuperFET™	
CROSSVOLT™	*i-Lo*™	POP™	SuperSOT™-3	
DOME™	ImpliedDisconnect™	Power247™	SuperSOT™-6	
EcoSPARK™	IntelliMAX™	PowerEdge™	SuperSOT™-8	
E^2CMOS™	ISOPLANAR™	PowerSaver™	SyncFET™	
EnSigna™	LittleFET™	PowerTrench®	TCM™	
FACT™	MICROCOUPLER™	QFET®	TinyBoost™	
FAST®	MicroFET™	QS™	TinyBuck™	
FASTr™	MicroPak™	QT Optoelectronics™	TinyPWM™	
FPS™	MICROWIRE™	Quiet Series™	TinyPower™	
FRFET™	MSX™	RapidConfigure™	TinyLogic®	
	MSXPro™	RapidConnect™	TINYOPTO™	
Across the board. Around the world.™		µSerDes™	TruTranslation™	
The Power Franchise®		ScalarPump™	UHC™	
Programmable Active Droop™				

PRODUCT STATUS DEFINITIONS
Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I20